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 With a further increase of the number of on-chip 
devices, the bus structure has not met the 
requirements. In order to make better 
communication between each part, the chip 
designers need to explore a new NoC structure to 
solve the interconnection of an on-chip device. For 
the purpose of improving the performance of a 
network-on-chip without a significant increase in 
power consumption, the paper proposes a network-
on-chip that selects NoC (Network-On-Chip) 
platform with 2-dimension mesh as the carrier and 
incorporates communication power consumption 
and delay into a unified cost function. The paper 
uses ant colony optimization for the realization of 
NoC map facing power consumption and delay 
potential. The experiment indicates that in 
comparison with a  random map, single objective 
optimization can separately account for 
(30%~47%) and (20%~39%) of communication 
power consumption and execution time, and joint 
objective optimization can further excavate the 
potential of time dimension in a mapping scheme 










With an increase in the number of CPU (Central 
Processing Unit), various complicated buses with a 
topological structure and communication means 
emerge to support multi-CPU system [1]. One of the 
branches enters the field of the network structure and 
routing communication, and develops a new NoC 
architecture [2]. Compared with SoC (System on 
Chip), NoC is a system on chip technology with 
higher level and larger scale, and a network system 
on chip [3-5]. The network structure based on routing 
technology solves the problem of series 
fundamentally. The communication between each 
node is not limited to a path, and so the multi-task and 
multi-progress communication enable parallel 
operations in time shaft [6-8]. The parallel 
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computation of nodes and parallel communication of 
nodes enable a true parallel operation. Instead of 
calculation, communication has now emphasized a 
NoC design. . However, the performance and power 
consumption of NoC have become the bottleneck of 
the entire system in further optimization.  
Performance parameters of NoC include delay, jitter, 
throughput, etc. The changes of network status may 
cause the differences among each packet 
transmission delay and result in jitter. Increasing 
performance of NoC is required with real-time 
services emerging. For example, not only real-time 
but also the smaller jitter is required for audio and 
video services to playback smoothly. The researchers 
mainly aim at routing unit structure and algorithms in 
performance optimization. [9] proposed a low-
latency low power fault-tolerant routing unit 
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structure, named RoCo. [10] proposed DAMQ 
(Dynamically Allocated Multiple Queue) to achieve 
a virtual channel mechanism that allows different 
direction port sharing the same cache. [11] then 
proposed a "Neighbors-on-Path" selection strategy in 
a routing process to reduce routing delay. [12] 
proposed a dynamic routing algorithm which can 
avoid deadlock and livelock in routing process. In 
order to reduce network delay, [13] and [14] propose 
the dynamic routing algorithms with fault-
tolerantrouting. . As the above documents do not 
consider congestion waiting time, they are not very 
reasonable. The power consumption is another 
important constraint of NoC design because the 
power consumption of communication accounts for a 
relatively large part of the entire system 
consumption. e.g., in MIT Raw, the communication 
interconnection network consumed 36% of the total 
power consumption in the entire system [15]. The 
communication structure of the Alpha processor 
consumed 20% of the power consumption of the 
whole chip [16]. The GALS (Global Asynchronous 
Local Synchronous) mechanism used in network-on-
chip can effectively reduce power consumption. In 
[17], the paper analyzes performance and power 
consumption of the system using GALS, and the 
experimental results show that the loss of a system 
performance is less than 1% of the original, but the 
power consumption is reduced by 40% in 0.18μm 
process. According to the change of processor 
utilization, DVS (Dynamic Voltage Scaling), 
proposed in [18], reduces both chip frequency and 
voltage to decrease power consumption. In the paper, 
the author used an existing network status to predict 
the future load, connection frequency and voltage 
dynamically. In [19] the research scientists proposed 
a variable frequency link to reduce power 
consumption by adjusting the link voltage. However, 
above literatures do not consider the power 
consumption and delay simultaneously.  
From the above analysis it is quite evident that this 
article proposes a network-on-chip that selects NoC 
platform with 2-dimension mesh as the carrier. The 
paper incorporates communication delay and power 
consumption into a unified cost function and uses ant 
colony optimization to realize NoC map facing 
power consumption and delay potential. This method 
takes into account the objective function of the power 
consumption and execution time and the delay is 
optimized indirectly by optimizing link load 
distribution, which avoids the problem of accurate 
modeling of NoC waiting delay. 
 
1.1 Power consumption and delay model 
 
This NoC platform is a parameterized and two-
dimensional grid structured model. NoC consists of a 
router, links (4×4 scale, as shown in Fig. 1). The 
router is a core component of networks and 
constitutes the switch node. 
 
 
Figure 1. NoC platform structure. 
 
The platform adopts a wormhole switching mode, 
input channel cycle FIFO (First in First out) caching 
strategy, rotary priority arbitration mechanism and 
static XY routing algorithm. Static routing can ensure 
the prediction of communication path so as to 
develop  a new research resource on NoC map. 
 
1.2 Power consumption model 
 
In NoC model, the average power consumption of 
node ir  transmitting to node jr  for single bit data is 





bit i j Sbit i j LbitE h E h E      (1) 
In the equation, SbitE  and LbitE  respectively represents 
the power consumption on switch and links. ,i jh  
represents the number from node ir  to node jr  , that 
is, the Manhattan distance between two nodes. 
Equation (1) is a linear equation in which SbitE  and 
LbitE  are constant coefficients, and we can see that the 
maximal power consumption is equivalent to the 
maximal ,i jh . Therefore, the Manhattan distance 
between two nodes can be regarded as their 
communication power consumption index. 
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1.3 Delay model 
 
In two-dimensional NoC grid adopting wormhole 
switching and static XY routing, the delay ,i jT  of 
transmitting a data packet from the source node ir  to 
the goal node jr  is defined as a time slot, the packet 
begins in/at ir , and packet ends when reaching jr . 
,i jT  model is shown in Equation (2). 
 
 , ,( ) ( 1)i j b w i j bT T T h T B        (2) 
In Equation (2), bT  is the time of a frame data (flit) 
passing through a switch and a link when there is no 
congestion, wT  is the average waiting time of packet 
head in switching node when there is congestion, ,i jh  
is the Manhattan distance between ir  and ir , B is the 
number of data frame included in data packet and 
finally bT  and B are constant coefficients. In Equation 
(2), the first item is the time of packet needed to reach 
the destination, and the second item is the time of the 
subsequent frame needed to reach the destination. 
Both of them are constant terms. Therefore, the 
optimizing space of ,i jT  lies in the first item and 
depends on wT  and ,i jh . Thus, ,i jh  is defined by the 
corresponding position relationship of ir  and jr  , 
and subsequently wT  relies on the congestion status 
of the network. 
Transmission delay of NoC has a dynamic feature. It 
is more complex than the delay of shared bus, and 
therefore it  could not be accurately predicted.. The 
map strategies of estimating delay by ignoring or 
setting wT  artificially are not accurate. The difficulty 
and complexity of precise modeling wT  are taken into 
consideration, so to consider these issues, we turn to 
the method of optimizing the key factors influencing 
wT  for indirect optimization of wT . Only a rational 
position of key factors can guarantee the optimization 
effect, and it may be better than the method for 
optimizing wT  directly. The most effective way of 
reducing wT  is to remit the network congestion, and 
consequently the key to remitting the congestion is to 
balance the link load. Based on the ideas, the paper 
selects link load balancing to remit the congestion 
and optimize wT . The transmission delay is thus 
reduced, and the objective to reduce the time of 
implementing tasks achieved. 
 
1.4 Objective function 
 
An optimal object of NoC is positioned in 
communication power consumption and execution 
time. According to the ideas in chapter 2.2 and 2.3, 
the definition of power consumption index is shown 






i j i j
i j
E C w h
 
    (3) 
In the equation, ,i jw  is the communication traffic 
from ir  to jr , N is the number of nodes. It is clear 
that the optimum objective of communication power 
consumption is the sum of the weighted Manhattan 
distance between each minimized nodes, minimize 
( ( )E C ).  
As shown in the first item of Equation (2), the 
optimizable transmission delay item can essentially 
be divided into two parts, latency time relating to 
congestion and fixed transmission time relating to 
distance. The fixed transmission time is decided by
,i jh , and latency time is decided by the product of wT  
and ,i jh . ,i jh  has been considered in optimizing 
communication power consumption, whereas wT  is 
not incorporated into the optimization scope. wT  has 
a great influence on the delay, and the optimization 
space is considerable. According to the idea 
expounded in chapter 2.2, the goal of optimizing 
delay has been achieved by balancing link load. The 
variance of link load is the imbalance index of link 










VAR L Load l Load l M

      (4) 
In the equation, il  is the i
th link of NoC, M is the total 
number of links, ( )iLoad l  is the load amount of link 
il , ( )avgLoad l  is the average link load amount, the 
variance represents the dispersion degree of the 
distribution,  the larger the variance , the more uneven 
the distribution. So the optimization goal of 
communication delay is transferred into the 
minimized link load variance, minimize ( ( )VAR L ). 
All these facts show that optimizing power 
consumption needs to optimize ( )E C , and optimizing 
delay needs to optimize ( )VAR L  and ( )E C  
simultaneously, in which ( )VAR L  is the dominance. 
The definition of unified cost function is as follows: 
 
      1cos E C VAR L        (5) 
In the equation,   is a proportionality coefficient 
that is used to adjust the proportion of 
communication power consumption and delay in cost 
function, and the value range is 0～ 1. So the 
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optimization objective of NoC map method in the 
paper is minimize ( cos ).When 1  , it represents the 
optimization of communication, and when 0  , it 
represents the optimization of communication delay. 
When   takes the values between 0 and 1, the 
optimization embodies the compromise of 
communication power consumption and delay. 
 
2 Mapping approach for power 
consumption and delay 
 
Since V. Maniezzo, A. Colorini and M. Dorigo 
applied Ant System algorithm for the first time to 
solve quadratic assignment problem, many 
researchers have proposed improved algorithms, and 
the relevant introduction can refer to the literatures. 
NoC map belongs to quadratic assignment problem. 
The paper adopts AS algorithm and introduces 
pheromone bound in MMAS algorithm to inhibit 
search sinking in local optimal solution untimely. 
 
2.1 Objective function 
 
The definition and the settings for basic parameters 
are shown in Table 1. 
 
Table 1. Parameter definition and initialization  
 
Parameters Definition Values 
M 
Number of ants 

























The parameters flows are adjusted according to the 
task characteristics. ,i j  is called prior knowledge or 
visibility, which means inspiration information of IP 
core assigning to resource node jr , and it determines 
the probability distribution with pheromone strength. 
Inspiration information has a great influence on 
convergence speed of algorithm, which is considered 















i j j j
j j
vip i w w
 
     (7) 
( )center i  represents the central degree of ir  in NoC 
and means communication capability; the less the 
value, the stronger the communication capability. 
( )vip i  means the degree of importance for iv  in the 
application character graph; the greater the value, the 
more important it is. It is obvious that an optimal map 
always assigns the most important IP core to the 
resource node with the strongest communication 
capability. Therefore, the definition of inspiration 
information is as shown in Equation (8). 
 
 , ( ) ( )i j vip j center i    (8) 
,i j  embodies the reasonableness of IP core assigned 
to the resource node ir . 
 




i jp t  means the probability that the ant k assigns jv  
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
 
   (9) 
tabu k  
IP core of the ant k and is called tabu list. Also,  ,i jτ t  
means the pheromone intensity of the path from jv  
transmitted to ir  on the cycle of the t time. The 
solution procedure is as follows. A core is selected 
from the optional set according to the probability 
1, ( )
k
jp t  assigned to 1r , and the core is added to tabu. 
And then an unassigned core is selected according to 
the probability 2, ( )
k
jp t  for assigning to 2r , and the 
core is added to tabu. The step has been implemented 
N times until all cores have been assigned to the 
corresponding resources, and tabu has been full. 
In a cycle, every ant only implements the above 
process for one time and M solutions for mapping 
problem can be obtained. 
 
2.3 Pheromone update 
 
With the advancement of evolution process, the left 
pheromone vanishes gradually. The parameter   is 
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pheromone ( 0 1  ). When all ants have finished 
one cycle, the pheromone should be updated. And 
information content of each assignment path should 
be updated according to Equation (10). 
 
    , , ,1i j i j i jt t         (10) 











     (11) 
,
k
i j  means the left information content of the ant k 
in assignment path ( )j iv r  in this cycle, and the 












    (12) 
In the equation, cos( )k  is the cost of the ant k 
completing distribution program, which can be 
referred to the destination in chapter 2.3. It is clear 
that the optimum solution has the minimum cost, and 
therefore it has the greatest contribution to 
information update. In order to avoid search 
stagnation, the pheromone intensity is provided with 
the bound maxT  and min max / 5T T . And the calculation 










  (13) 
 min max / 5T T   (14) 
In the equation, Best Solution is the cost of the 
optimal solution for the present moment. 
 
3 Algorithm simulation 
 
3.1 Realization of mapping algorithm 
 
Program source code of mapping algorithm is written 
by C++, and compilation and simulation are 
completed under Microsoft Visual C++ 6.0. The 
paper adopts the task graph needed for the 
experiment and is generated randomly from self-
compiled program. The experiment adopts three 
different scales of the application characterization 
graph. The property of each application 
characterization graph is shown in Table 2. 
Additionally, the NoC target platform corresponding 
to three applications is respectively two dimensional 
network structure with the rule of 3×3, 4×4 and 5×5.








9 64 505 
Application
2 
16 176 751 
Application
3 
25 457 1804 
 
The paper uses the mapping scheme with the order 
( )j iv r  as reference scheme (Ref). As the 
application characterization graph is generated 
randomly, the reference is equivalent to the random 
map. In the experiment, the applications of three 
scales for mapping are optimized according to the 
optimal object with different emphases (   =1, 0.5, 
0). 
Communication power consumption and link load 
cost variance of each mapping scheme is respectively 








Figure 3. Results of link load variance. 
 
From Fig. 2 and Fig. 3, we can see that compared 
with a reference scheme,  =1 mapping scheme 
( )E C  and ( )VAR L  is respectively reduced by 30~47% 
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and 55~65%,   =0.5 mapping scheme is 
respectively reduced by 30~45% and 70~77%,   =0 
mapping scheme is respectively reduced by 24~30% 
and 75-83%. The experiment results are consistent 
with the algorithm goal. The optimization of a single 
goal can minimize the corresponding indexes ( ( )E C
or ( )VAR L ) in a great degree, and joint objective 
optimization can consider two indexes, which can 
make a good compromise. 
 
3.2 Execution time simulation 
 
The above experiment results show that the 
introduction of link load variance into objective 
function can evidently balance the distribution of link 
load. But it needs further verification if link load 
balancing can improve the network congestion, 
reduce delay and reduce application execution time. 
Therefore, we convert the communication content 
between IP cores into the data packet with the 
corresponding quantity (the communication content 
of j iv r  is converted into the data packet of ,i jw ). 
IP core is used to act as a sending and receiving unit 
for making real-time simulation on communication 
process of a specific mapping scheme. Other 
parameters of a NoC platform are that the buffering 
depth is 8, the data packet length is 3 frames, and the 
width of each frame is 35 bits. The execution time of 




Figure 4. Results of the execution time. 
 
We can know from Fig. 4 that compared with a 
reference scheme, the execution time of the mapping 
schemes for  =1, 0.5 and 0 is respectively reduced 
by 4～32%, 7～35% and 20～39%. Besides, the 
experimental results of execution time are consistent 
with the link load variance, which corroborates the 
analysis results in Chapter 2.3.
Conclusions 
The paper has presented a brief introduction into the 
basic and relevant knowledge about network on chip 
technology. Employing research and analysis of the 
existing communication power consumption and 
transmission delay models, the paper has 
incorporated communication power consumption 
and delay into a unified cost function and used ant 
colony optimization to realize a NoC map facing 
power consumption and delay potential. The 
experiment has indicated that single objective 
optimization can separately get a certain degree of 
improvement compared with the random map. 
Through appropriate parameters adjustment, a 
balance between power consumption and delay can 
be achieved, and also the overall performance of the 
system in the joint objective optimization enhanced. 
This paper has provided a referable design solution 
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